Multi-port RAM having means for providing selectable interrupt s

Details Multi-port RAM having means for providing selectable interrupt s Multi-port RAM having means for providing selectable interrupt s

1991-07-17

1994-09-20

Lee, Benny

Static information storage and retrieval

Addressing

Multiple port access

365195, 36523006, G11B 700

Patent

active

053495640

ABSTRACT:
A multi-port RAM has a decoding portion for decoding a plurality of specific addresses for generating interruptions and a selection circuit for selecting some addresses from among the plurality of specific addresses. Since the plurality of addresses are selected for generating interruptions in parallel or in the sequence of time for each generation of an interruption, the data processing capability at the time of generation of interruptions can be improved.

REFERENCES:
patent: 4535428 (1985-08-01), Furman
patent: 4758991 (1988-07-01), Ichida
patent: 4956820 (1990-09-01), Hashimoto
patent: 5001671 (1991-03-01), Koo et al.
patent: 5036491 (1991-07-01), Yamaguchi
Advanced Micro Device 4-90, Apr. 10, 1989 "Am 2130/Am 2140".

Affiliated with

Also associated with

Rating

Multi-port RAM having means for providing selectable interrupt s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-port RAM having means for providing selectable interrupt s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port RAM having means for providing selectable interrupt s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430488