Fishing – trapping – and vermin destroying
Patent
1992-07-09
1994-09-20
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 60, 437192, 437193, 437200, H01L 21205, H01L 21285
Patent
active
053489012
ABSTRACT:
A method is provided for forming a polycrystalline silicon resistive load element of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A lightly doped first conductive layer having a conductivity of a first type. A first oxide layer is formed over the integrated circuit with a first opening therethrough exposing a portion of the first conductive layer. Using the first oxide layer as a mask, the exposed portion of the first conductive layer is then implanted with a dopant of a second conductivity type to form a junction between the exposed portion and the portion covered by the mask. A second oxide region is then formed on a portion of the first oxide layer in the first opening, over the junction and over a portion of the exposed first conductive layer adjacent to the junction. A silicide is formed over the exposed portion of the first conductive layer.
REFERENCES:
patent: 4450470 (1984-05-01), Shiba
patent: 4916507 (1990-04-01), Boudou et al.
patent: 4948747 (1990-08-01), Pfiester
patent: 4975575 (1990-12-01), Ito
patent: 5107322 (1992-04-01), Kimura
Chen Fusen E.
Dixit Girish A.
Miller Robert O.
Chaudhuri Olik
Hill Kenneth C.
Jorgenson Lisa K.
Ojan Ourmazd S.
Robinson Richard K.
LandOfFree
Interconnect and resistor for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnect and resistor for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect and resistor for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2429831