Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-02-28
1999-08-31
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711114, 711111, 39518204, G06F 1200
Patent
active
059467070
ABSTRACT:
A method and apparatus for performing XOR operations on a hard disk drive are provided, which optimize the buffer bandwidth with minimal logic added to the hard disk controller integrated circuit. This is achieved by first storing data from a first source in the buffer memory in an interleaved fashion (i.e. at memory locations having addresses k, k+2 . . . ,k+2n-2) and then sequentially reading each bit set from the buffer memory, XORing it with a corresponding bit set read from a second source and writing the result at the next consecutive location in the buffer memory (i.e. at memory locations having addresses k+1, k+3 . . . k+2n-1). The method can be implemented on existing hard disk controllers with minimal modifications to the hardware. In addition, an embodiment of the invention allows for decoupling of the XOR operation from disk and host transfers, allowing each of those transfers to occur at their maximum rate and using the remaining buffer bandwidth for the XOR operation.
REFERENCES:
patent: 5191584 (1993-03-01), Anderson
patent: 5519844 (1996-05-01), Stallmo
patent: 5555437 (1996-09-01), Packer
Adaptec, Inc.
Cabeca John W.
Langjahr David
Marino Fabio E.
LandOfFree
Interleaved burst XOR using a single memory pointer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved burst XOR using a single memory pointer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved burst XOR using a single memory pointer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2428930