Programmable binary/interleave sequence counter

Details Programmable binary/interleave sequence counter Programmable binary/interleave sequence counter

1995-05-19

1996-01-02

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Particular input circuit

377 33, H03K 2102

Patent

active

054815819

ABSTRACT:
A counter circuit selectively generates counting sequences in binary and interleave counting modes. A counter is formed by 3 toggle flip-flops. The toggle signals are provided by a toggle control circuit which contains logic gates that are enabled or disabled based on the state of a mode select signal. In binary mode, output bits are permitted to be used to toggle higher order count stages. In interleave mode, the binary toggle signals are blocked, and another counter circuit counts toggle signals in the interleave sequence, which signals are passed by the toggle control circuit to toggle inputs of the main counter. The other counter circuit can be reset in response to a reset signal applied to a load enable input.

REFERENCES:
patent: 4287577 (1981-09-01), Deal
patent: 4979194 (1990-12-01), Kawano
patent: 5062128 (1991-10-01), Katsuragi et al.
patent: 5386537 (1995-01-01), Asano

Affiliated with

Also associated with

Rating

Programmable binary/interleave sequence counter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable binary/interleave sequence counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable binary/interleave sequence counter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-241914