Patent
1988-06-06
1991-02-12
James, Andrew J.
357 65, 357 56, 357 55, 357 75, H01L 2904, H01L 2704
Patent
active
049928473
ABSTRACT:
Integrated circuit chips are electrically connected to a silica wafer interconnection substrate. Thin film wiring is fabricated down bevelled edges of the chips. A subtractive wire fabrication method uses a series of masks and etching steps to form wires in a metal layer. An additive method direct laser writes or deposits very thin metal lines which can then be plated up to form wires. A quasi-additive or subtractive/additive method forms a pattern of trenches to expose a metal surface which can nucleate subsequent electrolytic deposition of wires. Low inductance interconnections on a 25 micron pitch (1600 wires on a 1 cm square chip) can be produced. The thin film hybrid interconnect eliminates solder joints or welds, and minimizes the levels of metallization. Advantages include good electrical properties, very high wiring density, excellent backside contact, compactness, and high thermal and mechanical reliability.
REFERENCES:
patent: 4054895 (1977-10-01), Han
patent: 4067100 (1978-01-01), Kojima et al.
patent: 4286374 (1981-09-01), Hantusch
patent: 4297653 (1981-10-01), Scifres et al.
patent: 4356056 (1982-10-01), Cornette et al.
patent: 4459166 (1984-07-01), Dietz et al.
patent: 4500905 (1985-02-01), Shibata
patent: 4670770 (1987-06-01), Tai
patent: 4718070 (1988-01-01), Liau et al.
patent: 4839714 (1989-06-01), Doehler et al.
patent: 4866500 (1989-09-01), Nishizawa et al.
patent: 4893166 (1990-01-01), Geekie
James Andrew J.
Nguyen Viet Q.
Regents of the University of California
Sartorio Henry P.
LandOfFree
Thin-film chip-to-substrate interconnect and methods for making does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin-film chip-to-substrate interconnect and methods for making , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin-film chip-to-substrate interconnect and methods for making will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-24173