Static information storage and retrieval – Read/write circuit – Erase
Patent
1995-06-06
1996-10-22
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Erase
36518501, 36518509, 36518518, 36518519, 36518522, 36518529, 36518533, G11C 1606, G06F 1120
Patent
active
055684394
ABSTRACT:
A memory system made up of electrically programmable read only memory (EPROM) or flash electrically erasable and programmable read only memory (EEPROM) cells. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. More than one bit is stored in a cell by establishing more than two distinct threshold states into which the cell is programmed. A series of pulses of increasing voltage is applied to each addressed memory cell during its programming, the state of the cell being read in between pulses. The pulses are terminated upon the addressed cell reaching its desired state or a preset maximum number of pulses has been reached. An intelligent erase algorithm prolongs the useful life of the memory cells. A series of pulses is also applied to a block of cells being erased, the state of at least a sample number of cells being read in between pulses. The erasing process is stopped when the cells being read are determined to have reached a fully erased state or one of a number of other conditions has occurred. Individual records of the number of erase cycles experienced by blocks of flash EEPROM cells are kept, preferable as part of the blocks themselves, in order to maintain an endurance history of the cells within the blocks. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.
REFERENCES:
patent: 4051354 (1977-09-01), Choate
patent: 4087795 (1978-05-01), Rossler
patent: 4181980 (1980-01-01), McCoy
patent: 4279024 (1981-07-01), Schrenk
patent: 4281398 (1981-07-01), McKenny et al.
patent: 4287570 (1981-09-01), Stark
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4448400 (1984-05-01), Harari
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 4617651 (1986-10-01), Ip et al.
patent: 4652897 (1987-03-01), Okuyama et al.
patent: 4667217 (1987-05-01), Janning
patent: 4718041 (1988-01-01), Baglee et al.
patent: 4733394 (1988-03-01), Giebel
patent: 4942556 (1990-07-01), Sasaki et al.
patent: 5016215 (1991-05-01), Tigelaar
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Krefels et al.
patent: 5268870 (1993-12-01), Harari
patent: 5270979 (1993-12-01), Harari et al.
patent: 5293560 (1994-03-01), Harari
Torelli et al., "An Improved Method For Programming A Word-Erasable EEPROM," Alta Frequenza, vol. 52, No. 6, Nov.-Dec., 1983.
"Japanese Develop Nondestructive Analog Semiconductor Memory," Electronics Review, Jul. 11, 1974, p. 29.
Krick, "Three-State MNOS FET Memory Array," IBM Technical Disclosure Bulletin, vol. 18, No. 12, May 1976, p. 4192.
Alberts et al., "Multi-Bit Storage FET EAROM Cell," IBM Technical Disclosure Bulletin, vol. 24, No. 7A, Dec. 1981, p. 3311.
Bleiker et al., "A Four-State EEPROM Using Floating-Gate Memory Cells," IEEE Journal of Solid-State Circuits, Jul. 1987, p. 260.
Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage," IEEE Journal of Solid-State Circuits, Feb. 1988, p. 27.
Furuyama et al., "An Experimental 2-Bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Applications," IEEE Custom Integrated Circuits Conference, May 1988, p. 4.4.1.
Harold, "Production E.P.R.O.M. Loading," New Electronics, vol. 15, No. 3, Feb. 1982, pp. 47-50.
Torelli et al., "An Improved Method for Programming a Word-Erasable EEPROM," Alta Frequenza, vol. 52, No. 5, Nov. 1983, pp. 487-494.
M. Stark, "Two Bits Per Cell ROM," Digest of Papers VLSI, 1981, pp. 209-212 .
LandOfFree
Flash EEPROM system which maintains individual memory block cycl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash EEPROM system which maintains individual memory block cycl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEPROM system which maintains individual memory block cycl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2364745