Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-12-12
1997-10-07
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518512, 36518513, G11C 1140
Patent
active
056755384
ABSTRACT:
Disclosed is a memory device which includes a memory cell array having a plurality of bit lines arranged in parallel, a plurality of word lines electrically insulated and crossed with the bit lines, and a plurality of memory cells connected with corresponding bit lines. Each of the memory cells has at least one floating gate memory transistor. A reference voltage generator generates a reference voltage that is applied to a sense line which corresponds to a selected word line that is selected when data is read out. Further, the present invention advantageously provides a discharging transistor that discharges the reference voltage on the sense line selected when the reading operation is complete in order to prevent application of a voltage to the floating gate of the memory cell for a period of time which is longer than necessary. As a result, undesired changes in the threshold voltage are minimized.
REFERENCES:
patent: 4677590 (1987-06-01), Arakawa
patent: 4785424 (1988-11-01), Lin et al.
patent: 4933906 (1990-06-01), Terada et al.
Choi Young-joon
Park Jong-Min
Le Vu A.
Nelms David C.
Samsung Electronics Co,. Ltd.
LandOfFree
Non-volatile semiconductor memory device having a reference volt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device having a reference volt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device having a reference volt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2362686