Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-10-24
1997-10-07
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257321, 257322, 257316, 365 8526, H01L 27115, H01L 29788
Patent
active
056751630
ABSTRACT:
A non-volatile semiconductor memory device capable of effectively avoiding leak current and whereby avoiding malfunction upon reading out of a data, maintains an erasure gate electrode stacked on a floating gate, at a given potential, such as a grounding potential, when a charge is injected into the floating gate. A thickness of an isolation layer at a portion located beneath the erasure gate electrode and at a side edge portion of a channel to be thinner than the remaining portion. Thus, a current flowing in the vicinity of the interface between the isolation layer and the silicon substrate can be controlled to prevent the leak current from occurring. Therefore, it becomes unnecessary to preliminarily introduce the impurity below the isolation layer to avoid lowering of the withstanding voltage of the PN junction of the N-type diffusion layer of the source and the drain.
REFERENCES:
patent: 5099297 (1992-03-01), Hazani
patent: 5229632 (1993-07-01), Yoshikawa
patent: 5554553 (1996-09-01), Harari
Jackson Jerome
NEC Corporation
LandOfFree
Non-volatile semiconductor memory device with thin insulation la does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device with thin insulation la, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device with thin insulation la will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2359633