Method of forming gate spacer to control the base width of a lat

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 31, 437 59, 437 62, 437 34, 437917, 148DIG9, 148DIG96, H01L 21265

Patent

active

055676316

ABSTRACT:
A process has been developed in which narrow base width, lateral bipolar junction transistors, and narrow channel length MOSFET devices, can be simultaneously fabricated, using a silicon on insulator approach. Insulator sidewall spacer and gate processing is used to produce narrow base widths for enhanced collector--base device characteristics, in terms of transistor gain, switching speeds and junction breakdowns.

REFERENCES:
patent: 5049513 (1991-09-01), Eklund
patent: 5100810 (1992-03-01), Yoshimi et al.
patent: 5164326 (1992-11-01), Foerstner et al.
patent: 5185280 (1993-02-01), Houston et al.
patent: 5258318 (1993-11-01), Buti et al.
patent: 5273915 (1993-12-01), Hwang et al.
patent: 5294821 (1994-03-01), Iwamatsu
patent: 5424225 (1995-06-01), Yamaguchi et al.
patent: 5426062 (1995-06-01), Hwang
patent: 5440161 (1995-08-01), Iwamatsu et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming gate spacer to control the base width of a lat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming gate spacer to control the base width of a lat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming gate spacer to control the base width of a lat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2358252

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.