Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1998-03-16
2000-04-18
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
375372, 713503, 714 39, G06F 1314, G01R 31377
Patent
active
06052748&
ABSTRACT:
A sample reconstruction device and method extracts digital values from a DSP that are digital samples of a signal of interest and reconstructs the digital samples into an equivalent analog signal. A context detector monitors the context of the DSP's operation and determines when a digital value being processed by the DSP is a digital sample of a signal of interest. The context detector may be implemented using a logic analyzer, DSP emulator system, or the DSP itself. A digital probe or input extracts the digital values selected by the context detector for reconstruction into an analog signal. A sample buffering system having a FIFO buffer memory and control loop is employed to ensure that the analog sample interval is substantially constant, even if there is a great deal of variation between the digital sample intervals. The analog samples are reconstructed into an analog signal that accurately represents the digital signal found within the DSP. This signal may then be sent to specialized test equipment suited for analysis of analog signals.
REFERENCES:
patent: 3671776 (1972-06-01), Houston
patent: 3742145 (1973-06-01), Clark et al.
patent: 3754098 (1973-08-01), Abramson et al.
patent: 4057768 (1977-11-01), Juliusburger et al.
patent: 4210776 (1980-07-01), VanMeter
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4585975 (1986-04-01), Wimmer
patent: 4596026 (1986-06-01), Cease et al.
patent: 4821269 (1989-04-01), Jackson et al.
patent: 4972138 (1990-11-01), Bush
patent: 5101369 (1992-03-01), Torii et al.
patent: 5109394 (1992-04-01), Hjerpe et al.
patent: 5142679 (1992-08-01), Owaki et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5243344 (1993-09-01), Koulopoulos et al.
patent: 5245667 (1993-09-01), Lew
patent: 5263143 (1993-11-01), Robinson et al.
patent: 5323426 (1994-06-01), James et al.
patent: 5329556 (1994-07-01), Meitner et al.
patent: 5375228 (1994-12-01), Leary et al.
patent: 5381116 (1995-01-01), Nuckolls et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5497152 (1996-03-01), Wilson et al.
patent: 5499274 (1996-03-01), Brown
patent: 5512895 (1996-04-01), Madden et al.
patent: 5512897 (1996-04-01), Wilson et al.
patent: 5550877 (1996-08-01), Waters
patent: 5581695 (1996-12-01), Knoke et al.
patent: 5602882 (1997-02-01), Co et al.
patent: 5634022 (1997-05-01), Crouse et al.
patent: 5668817 (1997-09-01), Adham
patent: 5748878 (1998-05-01), Rees et al.
Edmund Sim, Debugging for DSP-Based Wireless Applications, Wireless Systems Design, Feb. 1997, pp. 52,54.
Logic Analyzers: PM 3580 Family, 1994 Fluke Catalog, 1994, pp. 273-277.
CS61600 PCM Jitter Attenuator Data Sheet, Crystal Semiconductor Data Book DS9F3, Apr. 1990, pp. 4.3-4.14.
Roth Robert
Suominen Edwin A.
Lee Thomas C.
Suominen Edwin A.
Suominen Edwin A.
Wang Albert
LandOfFree
Analog reconstruction of asynchronously sampled signals from a d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog reconstruction of asynchronously sampled signals from a d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog reconstruction of asynchronously sampled signals from a d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2345319