Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1997-04-30
2000-01-25
Gossage, Glenn
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711144, 365210, 365227, 365233, G06F 1300, G11C 11407, G11C 11413
Patent
active
060187948
ABSTRACT:
A self-timed data processing circuit and method of operation of such a circuit are disclosed. The circuit comprises a plurality of components, such as memory cells, arranged to generate substantially simultaneously a plurality of first output signals, each representing variable data bits. A timed circuit, which may include a plurality of sense amplifiers, is then arranged to receive the first output signals and to generate second output signals for use in subsequent data processing operations, the information content of the second output signals being dependent on the data bits represented by the first output signals. A subset of the components, such as memory cells storing dirty and valid bits for a cache memory, are arranged to generate first output signals representing data bits that are coded so as to cause at least one of the second output signals generated by the timed circuit to transition from its state prior to the generation of the first output signals. Control circuitry, responsive to the state transition of the at least one second output signal, is then used to generate a timing signal used to control the operation of the timed circuit to provide reduced power consumption. This also enables a reference timing signal to be created to self-time the data processing circuit, without the need to duplicate the critical path of the data processing circuit by using additional reference components.
REFERENCES:
patent: 4712190 (1987-12-01), Guglielmi et al.
patent: 4926387 (1990-05-01), Madland
patent: 5018111 (1991-05-01), Madland
patent: 5031141 (1991-07-01), Guddat et al.
patent: 5325337 (1994-06-01), Buttar
patent: 5553276 (1996-09-01), Dean
patent: 5668766 (1997-09-01), Bramnik
patent: 5724294 (1998-03-01), Khieu
ARM Limited
Gossage Glenn
LandOfFree
Data processing apparatus and method for generating timing signa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus and method for generating timing signa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for generating timing signa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2323935