Phase locked delay circuit

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327158, 327161, H03K 514

Patent

active

060182598

ABSTRACT:
A phase locked delay circuit which reduces the layout area of a semiconductor device includes a delay buffer, a main delay portion, a delay line, means for detecting phase synchronization, a switching unit, a clock driver, and a flag signal generator. The delay buffer receives an external system clock signal, delays the received signal for a predetermined first delay time, and buffers the delayed signal. The main delay portion delays the output of the delay buffer for a predetermined second delay time in response to a flag signal, or bypasses the output of the delay buffer. The delay line sequentially delays the output of the main delay portion for a unit time. The phase synchronization detecting means detects a third delay time required for synchronizing the output of the main delay portion with the output of the delay buffer in response to the flag signal, using the output of the delay line, and activates a corresponding enable signal. The flag signal generator activates the flag signal only when the phase synchronization detecting means detects the third delay time. The switching unit is controlled by enable signals and switches a corresponding signal among signals output by the delay line. The clock driver delays the output of the switching for a fourth delay time and outputs the delayed signal as an internal clock signal.

REFERENCES:
patent: 5049766 (1991-09-01), Van Driest et al.
patent: 5708382 (1998-01-01), Park
U.S. application No. 08/771,538, Lee, filed Dec. 23, 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Phase locked delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase locked delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked delay circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2318224

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.