Excavating
Patent
1997-01-15
1998-03-24
Canney, Vincent P.
Excavating
39518306, G01R 3128
Patent
active
057320918
ABSTRACT:
An output boundary scan cell includes an output buffer structure (51) connected between a shared capture/shift memory (17) and an output terminal. The output buffer structure is responsive to initiation of a test mode of operation for latching at the output terminal functional test data from the shared capture/shift memory, and is operable to resolve voltage contention at the output terminal.
REFERENCES:
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5115191 (1992-05-01), Yoshimori
patent: 5155432 (1992-10-01), Mahoney
patent: 5206545 (1993-04-01), Huang
patent: 5260949 (1993-11-01), Hashizume et al.
patent: 5426650 (1995-06-01), Ganapathy et al.
patent: 5471481 (1995-11-01), Okumoto et al.
David George, "Use a Reprogrammable Approach to Boundary Scan for FPGAs", EDN Electrical Design News, vol. 38, No. 16, 5 Aug. 1993, pp. 97-100.
Nai-Chi Lee, "A Hierarchical Analog Test Bus Framework for Testing Mixed-Signal Integrated Circuits and Printed Circuit Boards", Journal of Electronic Testing, vol. 4, No. 4, Nov. 1, 1993, pp. 361-368.
L. Whetsel, "IEEE STD. 1149.1--An Introduction", NEPCON, Feb. 1993, 10 pages.
Unapproved Draft IEEE P1149.2--D2.5, "Extended Digital Serial Subset", IEEE, Aug. 1994, pp. 1-37.
Brady III Wade James
Canney Vincent P.
Donaldson Richard L.
Stahl Scott B.
Texas Instruments Incorporated
LandOfFree
Self initializing and correcting shared resource boundary scan w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self initializing and correcting shared resource boundary scan w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self initializing and correcting shared resource boundary scan w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2295639