Timing comparator circuit for use in device testing apparatus

Horology: time measuring systems or devices – Combined with disparate device

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

368113, 324 731, 371 211, 371 251, G04B 4700, G04F 800, G01R 3128

Patent

active

057320470

ABSTRACT:
A timing comparator circuit for use in device testing apparatus is provided which can eliminate, in the window comparison mode, an off time during which a failure cannot be detected. There are provided first and second window strobe pulse generating circuits S/RFF1 and S/RFF2 for alternately generating window strobe pulses, first and second failure detecting circuits 5a and 5b for detecting whether a failure signal exists or not in the output signals from a level comparator 2 during the pulse duration of each window strobe pulse supplied thereto from the first and the second window strobe pulse generating circuits, and first and second interleave circuits.

REFERENCES:
patent: 4070565 (1978-01-01), Borrelli
patent: 4108358 (1978-08-01), Niemaszyk
patent: 4994732 (1991-02-01), Jeffrey et al.
patent: 5212443 (1993-05-01), West et al.
patent: 5311486 (1994-05-01), Alton et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Timing comparator circuit for use in device testing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing comparator circuit for use in device testing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing comparator circuit for use in device testing apparatus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2295140

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.