Emulator system utilizing a program counter and a latch coupled

Details Emulator system utilizing a program counter and a latch coupled Emulator system utilizing a program counter and a latch coupled

1986-04-03

1988-10-25

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1130

Patent

active

047808195

ABSTRACT:
An emulator for a single-chip microcomputer comprises a single-chip microcomputer and an emulation memory which are coupled to each other through a common adress/data bus. A counter is coupled to the address/data bus to receive an address information from the microcomputer and adapted to output an address to the memory. The microcomputer operates to supply an address information on the address/data bus immediately after execution of a branch instruction so that the address information is preset in the counter, and in a program fetch operation the microcomputer generates a program fetch signal to the counter so as to cause the counter to output its content to the memory as an address and also to increment its content.

REFERENCES:
patent: 4025902 (1977-05-01), Nakao et al.
patent: 4486827 (1984-12-01), Shima et al.
patent: 4528648 (1985-07-01), Lew
patent: 4674089 (1987-06-01), Poret et al.
The MCS-80/85 Family User'3 s Manual, Jan. 1983, pp. 2-6 to 2-14, pp. A1-20 to A1-23, pp. 6-18.

Affiliated with

Also associated with

Rating

Emulator system utilizing a program counter and a latch coupled does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emulator system utilizing a program counter and a latch coupled , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulator system utilizing a program counter and a latch coupled will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2273106