Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-10-05
2000-10-10
Elms, Richard
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438600, 438692, 437 50, 257774, H01L 214763
Patent
active
061301531
ABSTRACT:
An interconnection fabricating method for a semiconductor device includes the steps of forming an interconnection layer on a semiconductor substrate, forming a first photoresist layer on the interconnection layer, forming an insulation layer on the first photoresist layer, forming a second photoresist layer pattern on the insulation layer, sequentially etching the insulation layer and the first photoresist layer to obtain an insulation layer pattern and a first photoresist layer pattern, and removing the second photoresist layer pattern, removing the insulation layer pattern using dry etching, and forming an interconnection layer pattern by selectively etching the interconnection layer.
REFERENCES:
patent: 4057460 (1977-11-01), Saxena et al.
patent: 5726098 (1998-03-01), Tsuboi
patent: 5763954 (1998-06-01), Hyakutake
patent: 5767013 (1998-06-01), Park et al.
patent: 5930667 (1999-07-01), Oda
patent: 5981395 (1999-11-01), Huang et al.
Kornblit, A. et al., "Linewidth Control in Trilevel Etching", SPIE, vol. 775, pp. 320-326, 1987.
Elms Richard
LG Semicon Co. Ltd.
Luu Pho
LandOfFree
Interconnection fabrication method for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interconnection fabrication method for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnection fabrication method for semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2256363