Semiconductor memory device having a controlled auxiliary decode

Details Semiconductor memory device having a controlled auxiliary decode Semiconductor memory device having a controlled auxiliary decode

1994-05-17

1995-03-28

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Bad bit

371 101, 371 102, 371 103, 36523006, G11C 800

Patent

active

054023777

ABSTRACT:
A semiconductor memory device has a primary memory cell array, a primary decoder having a first circuit producing an intermediate signal from an address signal and a second circuit producing a first cell selection signal from the intermediate signal for selectively driving a word line and a bit line, an auxiliary memory cell array having a plurality of memory cells, each being used for a defective memory cell found in the primary memory cell array, an auxiliary decoder connected to the primary decoder to receive the intermediate signal, a non-volatile memory for storing first information indicating that the primary memory cell array contains a defective memory cell from which a cell defect signal is produced and for storing second information indicating an address of the defective memory cell from which a defective cell address signal is produced, and a control circuit responsive to the cell defect signal and the defective cell address signal for producing a first control signal to be supplied to the second circuit and a second control signal to be supplied to the auxiliary decoder. The primary decoder is prohibited by the first control signal from accessing a defective memory cell having an address represented by the defective cell address signal. The auxiliary decoder produces a second cell selection signal from the intermediate signal under control of the second control signal and of the cell defect signal for selectively accessing a memory cell in the auxiliary memory cell array.

REFERENCES:
patent: 5034925 (1991-07-01), Kato
patent: 5255234 (1993-10-01), Seok
The Journal of the Institute of Electronics and Communication Engineers of Japan, Sep. 1982, pp. 1000-1002.
Transactions of the Institude of Electronics and Communication Engineers of Japan, vol. J66-C, No. 12, '83/12, pp. 935-942.

Affiliated with

Also associated with

Rating

Semiconductor memory device having a controlled auxiliary decode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a controlled auxiliary decode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a controlled auxiliary decode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2256354