Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1995-12-20
1998-03-03
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327295, 327141, H03K 513
Patent
active
057239959
ABSTRACT:
A source synchronous computer system to ensure the capturing of signals transmitted from a first component to a second component. An integrated circuit operating on a core clock signal and an I/O clock signal, the integrated circuit comprising a plurality of data drivers and a plurality of external I/O clock generators, wherein the external I/O clock generators generate external I/O clocks signals using circuitry identical to the data drivers except for a slight increase in the channel length of the pre-driver and driver transistors. These transistors control the transition time of the external I/O clock output node. By outputting data signals in the I/O clock domain and using the external I/O clock signals to synchronize transmission with external components, the integrated circuit ensures that the data signals transition before the transitions of the external I/O clock signals regardless of process induced signal variations. A set of data signals and a delayed I/O clock are generated from similar drivers to further ensure that the data signals are asserted before the transition of the external I/O clock signal.
REFERENCES:
patent: 4482826 (1984-11-01), Ems et al.
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4816700 (1989-03-01), Imel
patent: 5015872 (1991-05-01), Rein
patent: 5164619 (1992-11-01), Luebs
patent: 5259006 (1993-11-01), Price et al.
patent: 5345109 (1994-09-01), Mehta
patent: 5444405 (1995-08-01), Truong et al.
patent: 5486783 (1996-01-01), Baumert et al.
patent: 5576652 (1996-11-01), Boehlke
Mozdzen Thomas J.
Muljono Harry
Callahan Timothy P.
Intel Corporation
Lam T. T.
LandOfFree
Method for eliminating process variation timing skews in a sourc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for eliminating process variation timing skews in a sourc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for eliminating process variation timing skews in a sourc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2252080