Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-12-23
1999-04-20
Brown, Peter Toby
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257383, 257754, 257758, H01L 2976
Patent
active
058959610
ABSTRACT:
A CMOS integrated circuit structure with planarized self-aligned transistors and local planarization in the vicinity of the transistors so as to allow an interconnect, with a planar upper surface, which is free of bridging, has good continuity over the planarized topography and is compatible with self-alignment schemes, hence conserving chip real estate. The structure is compatible with planarization using BPSG, BPTEOS, SOG or CMP. After formation of self-aligned insulated transistor gates and active transistor regions, a "landing pad" is formed on the substrate at the buried contact and polyiso contact locations so as to allow more effective etching at the exact location of the buried contact and polyiso contact. Then the integrated circuit structure is locally planarized by formation of an oxide layer and a reflowed overlying glass layer. The glass layer is etched back to planarize the surface. Then using a polyiso mask, portions of the glass layer and underlying oxide, landing pad, and nitride layers are removed in the area of a gate contact. Then using a buried contact mask, portions of the glass layer and underlying oxide, landing pad, and oxide layers are removed only in the area of the buried contact. Then a combined horizontal and vertical interconnect, with a planar upper surface, is formed to electrically connect the buried contact to the gate.
REFERENCES:
patent: 5166771 (1992-11-01), Godinho et al.
patent: 5182225 (1993-01-01), Matthews
patent: 5200358 (1993-04-01), Bollinger et al.
patent: 5323047 (1994-06-01), Nguyen
patent: 5340774 (1994-08-01), Yen
patent: 5348897 (1994-09-01), Yen
patent: 5381046 (1995-01-01), Cederbaum et al.
patent: 5530274 (1996-06-01), Fujioka
K. Tsutsumi et al., "A High-Performance SRAM Memory Cell With LDD-TFT Loads", 1991 Symposium on VLSI Technology, Digest of Technical Papers, May 28-30, 1991, pp. 23-24.
J. Gambino et al., "A Si.sub.3 N.sub.4 Etch Stop Process For Borderless Contacts", Proceedings of the 12th International VLSI Multilevel Interconnection Conference (VMIC), Jun. 27-29, 1995, pp. 558-564.
Brown Peter Toby
Klivans Norman R.
Paradigm Technology, Inc.
Potter Roy
LandOfFree
Semiconductor device with a planarized interconnect with poly-pl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with a planarized interconnect with poly-pl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with a planarized interconnect with poly-pl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2249705