Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1999-03-01
2000-09-05
Elms, Richard
Static information storage and retrieval
Read/write circuit
Bad bit
3652257, 36523003, 36523006, G11C 700
Patent
active
06115301&
ABSTRACT:
A defective address memory circuit stores the address of a defective data line, and outputs a signal for replacing the defective data line depending on the stored address. Decode circuits constituting a decoder group simultaneously output signals for replacing data lines depending on the output signal from the defective address memory circuit. First and second switch groups shift data lines in the direction of a redundant data line depending on an output signal from the decode circuit to instantaneously replace the defective data line.
REFERENCES:
patent: 4691300 (1987-09-01), Pelley, III et al.
patent: 5134584 (1992-07-01), Boler et al.
patent: 5274593 (1993-12-01), Proebsting
patent: 5379259 (1995-01-01), Fujita
patent: 5457656 (1995-10-01), Fu
patent: 5787046 (1998-07-01), Furuyama et al.
patent: 5953264 (1999-09-01), Hirano et al.
patent: 5959908 (1999-09-01), Shiratake
Elms Richard
Kabushiki Kaisha Toshiba
Nguyen Tuan T.
LandOfFree
Semiconductor memory device having defect relieving system using does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having defect relieving system using, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having defect relieving system using will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2219423