Semiconductor memory device capable of reducing a leak current f

Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518518, 36518527, G11C 1604

Patent

active

06115296&

ABSTRACT:
In a semiconductor memory device composed of a set of SRAM cells connected in common to one another through a word line and a common connection line, a substrate potential generation circuit is connected to the word line to supply the SRAM cells through the common connection line with a substrate potential determined by a selected or a non-selected state of the word line. The substrate potential is equal to a ground potential in the selected state or is put into a negative potential in the non-selected state. The substrate potential is given to each of drive transistors included in each SRAM to reduce a leak current.

REFERENCES:
patent: 5815032 (1998-09-01), Ariki et al.
patent: 5966043 (1999-10-01), Jinbo
patent: 5986924 (1999-11-01), Yamada

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device capable of reducing a leak current f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device capable of reducing a leak current f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device capable of reducing a leak current f will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2219386

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.