Semiconductor dynamic memory

Details Semiconductor dynamic memory Semiconductor dynamic memory

1992-08-26

1994-08-09

LaRoche, Eugene R.

Static information storage and retrieval

Systems using particular element

Capacitors

365203, 365207, 36518901, G11C 1124

Patent

active

053372700

ABSTRACT:
A DRAM according to the invention is provided with a memory cell array formed by arranging in the row and column directions one-transistor-one-capacitor type memory cells; bit lines, precharged at a prescribed timing, for performing the transfers of write-in/read-out data to and from the memory cells; a sense amplifier including a first transistor, whose drains are connected to the bit lines to bias the substrate to a prescribed potential, and a second transistor whose drains and sources are connected to the sources of the first transistor and a ground potential point, respectively, whose gates receive an activation control signal and whose substrate is biased to the same potential as the first transistor is, for amplifying the signals of said bit lines when activated; an intermediate potential generating circuit for supplying an intermediate potential which is substantially equal to 1/2 of the source potential to the opposite electrodes of said memories and to the bit lines; a power turn-on sensing circuit for generating a sensing signal which takes on an active level after the source potential reaches a prescribed level; and intermediate potential supply control means responsive to the sensing signal for controlling the supply of the intermediate potential to the bit lines.
The current sources of said first and second transistors are cut off, power consumption is thereby saved and the occurrence of a latch-up phenomenon suppressed by suspending the supply of the intermediate potential to the bit lines during the period in which, immediately after the power is turned on, the substrate potential rises and the threshold values of the first and second transistors drop to keep these transistors in an ON state.

REFERENCES:
patent: 4943960 (1990-07-01), Komatsu et al.
patent: 4965769 (1990-10-01), Etoh et al.
S. Saito et al., "A 1MB CMOS DRAM with Fast Page Static Column Modes", 1985 IEEE International Solid State Circuits Conference Digest of Technical Papers, pp. 252-253.

Affiliated with

Also associated with

Rating

Semiconductor dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor dynamic memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221440