Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1987-02-13
1988-04-19
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Differential sensing
365189, 365222, G11C 702, G11C 700
Patent
active
047395001
ABSTRACT:
A dynamic RAM comprises a sense amplifier and a restore circuit for each pair of divided bit lines. Sense operation can be performed in a fast and stable manner and the gate voltage of a transfer gate transistor need not be boosted over the power supply potential, so that the access time of the dynamic RAM can be reduced, operation margin thereof is increased, and reliability is improved.
REFERENCES:
patent: 4493056 (1985-01-01), Mao
patent: 4651306 (1987-05-01), Yanagisawa
patent: 4656613 (1987-04-01), Norwood et al.
Digest of Technical Papers, ISSCC 84, pp. 278-279, Feb. 12, 1984, Kung et al.
Miyamoto Hiroshi
Yamada Michihiro
Fears Terrell W.
Koval Melissa J.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Dynamic ram having folded bit line structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic ram having folded bit line structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic ram having folded bit line structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181073