Frame buffer interface logic for conversion of pixel data in res

Details Frame buffer interface logic for conversion of pixel data in res Frame buffer interface logic for conversion of pixel data in res

1995-05-03

1997-06-17

Powell, Mark R.

G06F 1500

Patent

active

056405456

ABSTRACT:
An apparatus for transforming pixel data from a data bus into an expected format for storage in a frame buffer has a first multiplexor, a second multiplexor and a controller. The first multiplexor includes two data inputs coupled to the data bus so that the first data input provides pass-through of received data, and the second data input provides end-for-end byte swapping of bus data. Input selection is made by a byte-swap control signal. The second multiplexor includes an output and four data inputs. The output of the first multiplexor is coupled to each of the four inputs of the second multiplexor so as to provide for end-for-end byte swapping from two of the inputs, end-for-end word swapping from another one of the inputs, and end-for-end half-word swapping from a fourth input. The second multiplexor is responsive to a reorder control signal that alternatively selects one of the first, second, third and fourth inputs of the second multiplexor to be gated to the output of the second multiplexor. The controller generates the byte swap control signal and the reorder control signal. Generation of the byte swap control signal is based on an endian-ness characteristic of the data bus. Generation of the reorder control signal is based on a pixel depth of pixel data on the data bus and is based further on a pixel endian-ness type of pixel data on the data bus.

REFERENCES:
patent: 5257348 (1993-10-01), Roskowski et al.
patent: 5263138 (1993-11-01), Wasserman et al.
patent: 5274753 (1993-12-01), Roskowski et al.
patent: 5295245 (1994-03-01), Alcorn et al.
patent: 5301272 (1994-04-01), Atkins
patent: 5446839 (1995-08-01), Dea et al.
PowerPC 601 RISC Microprocessor User's Manual, pp. 2-42 through 2-70; 8-1 through 8-36; and 9-1 through 9-52, published by Motorola in 1993.
PCI Local Bus Specification, Review Draft Revision 2.1, published Oct. 21, 1994 by the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214.
PCI Multimedia Design Guide, Revision 1.0 (Mar. 29, 1994), which is distributed by the PCI Multimedia Working Group (part of the PCI Special Interest Group, P.O. Box 14070, Portland, OR 97214).

Affiliated with

Also associated with

Rating

Frame buffer interface logic for conversion of pixel data in res does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frame buffer interface logic for conversion of pixel data in res, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame buffer interface logic for conversion of pixel data in res will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2165270