error detection and correction

Details error detection and correction error detection and correction

1996-12-19

1999-11-02

Grant, William

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

714758, 714761, 714763, 714764, 714767, 714772, 714774, G11C 2900

Patent

active

059789530

ABSTRACT:
A computer system includes a processor bus having processor data and processor check bits for performing error detection and correction of the processor data. A CPU is coupled to the processor bus. A memory sub-system is coupled to the processor bus and includes memory check bits, memory address bits, and memory data bits, and an error detection and correction device for detecting an error in the memory address bits using the memory check bits and for detecting an error in the memory data bits using the memory check bits. The CPU can include a processor from the Pentium.RTM. Pro family of processors. The error detection and correction device generates a syndrome table which includes a plurality of entries mapped to correctable or uncorrectable errors, in which a detected multiple-bit error in the memory data bits is mapped to an uncorrectable error entry and a detected error in the memory address bits is mapped to an uncorrectable error entry. An error detection device is also coupled to the processor bus for detecting an error in the address bits or data bits using the processor check bits.

REFERENCES:
patent: 3868632 (1975-02-01), Hong et al.
patent: 4099160 (1978-07-01), Flagg
patent: 5107503 (1992-04-01), Riggle et al.
patent: 5226043 (1993-07-01), Pughe, Jr. et al.
patent: 5331645 (1994-07-01), Miller et al.
patent: 5331646 (1994-07-01), Krueger et al.
patent: 5404361 (1995-04-01), Casorso et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5481552 (1996-01-01), Aldereguia et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5577004 (1996-11-01), Leshem
patent: 5691996 (1997-11-01), Chen et al.
patent: 5740188 (1998-04-01), Olarig et al.
Notitsky et al., "Optimizing Systems Performance Based on Pentium (.TM.) Processors", IEEE, pp. 63-72, 1993.
Avatar Saini, "Design of the Intel Pentium(.TM.) Processor", IEEE, pp. 258-261 1993.
Michael Jahed, "Interfacing Synchronous DRAMs to Pentium Processors", IEEE, pp. 25-28 1995.
Bekerman, "A Performance Analysis of Pentium Processor Systems", IEEE, pp. 72-83, Oct. 1995.
Coe, "It Takes Six Ones To Reach a Flaw", IEEE, pp. 140-146, 1995.
Kaneda, "A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications", IEEE Trans. On Computers, vol. C-33, No. 8, pp. 737-739 (1984).
Rao, et al., Error-Control Coding for Computer Systems, Prentice-Hall, pp. 261-293 (1989).
D.C. Bossen, "b-Adjacent Error Correction", IBM J. Res. Develop., pp. 402-408 (Jul. 1970).
Shu Lin et al., "Error Control Coding, Fundamentals and Applications", pp. 9-81, Prentice-Hall, (1982).
Francis Y.C. Fung, "A Survey of the Theory of Error-Correcting Codes", (Undated --located in Internet).
M.Y. Hsiao, "A Class of Optimal Minimal Odd-Weight-Column SEC-DED Codes", IBM J. Res. Develop., pp. 395-400 (Jul. 1970).
H. Hoeve et al., "Error Correction and Concealment in the Compact Disc System", Phillips Technical Review, vol. 40, pp. 166-172 (1982).

Affiliated with

Also associated with

Rating

error detection and correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with error detection and correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and error detection and correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2151411