On-chip parallel-serial data packet converter to interconnect pa

Details On-chip parallel-serial data packet converter to interconnect pa On-chip parallel-serial data packet converter to interconnect pa

1997-10-29

1999-11-02

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

714 27, 714 30, G06F 1336, G06F 1122

Patent

active

059788704

ABSTRACT:
There is disclosed a single chip integrated circuit device having a bus system, functional circuitry, and external port, and a parallel/serial data packet converter interconnecting the bus system and the external port. The parallel/serial data packet converter is operable to convert parallel data from the bus system into bit serial packets for output through the port, and allocate a packet identifier to the bit serial packets in dependence on the information received from the bus system in accordance with a predetermined protocol. A method of effecting communication between a single chip integrated circuit device and an external device using such a parallel/serial data packet converter is also disclosed.

REFERENCES:
patent: 5657283 (1997-08-01), Hill
patent: 5838692 (1998-11-01), Tobin

Affiliated with

Also associated with

Rating

On-chip parallel-serial data packet converter to interconnect pa does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with On-chip parallel-serial data packet converter to interconnect pa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and On-chip parallel-serial data packet converter to interconnect pa will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2150573