Static information storage and retrieval – Systems using particular element – Capacitors
Patent
1994-02-03
1995-08-22
Popek, Joseph A.
Static information storage and retrieval
Systems using particular element
Capacitors
36518905, G11C 1124
Patent
active
054446520
ABSTRACT:
A semiconductor memory device includes a memory cell array having a plurality of dynamic memory cells each of which has a plurality of cascade-connected MOS transistors and data storing capacitors each connected at one end to one end of a corresponding one of the MOS transistors, registers each provided for a corresponding one of columns of the memory cell array, for temporarily storing data time-sequentially read out from the memory cell; and switching elements for controlling the respective registers to be accessed independently from the memory cell array.
REFERENCES:
patent: 3763480 (1973-10-01), Weimer
patent: 4070590 (1978-01-01), Ieda
patent: 4225945 (1980-09-01), Kuo
patent: 4593382 (1986-06-01), Fujishima
patent: 4648073 (1987-03-01), Kenney
patent: 4669063 (1987-05-01), Kirsch
patent: 4758987 (1988-07-01), Sakui
patent: 4903242 (1990-02-01), Hamaguchi et al.
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4954994 (1990-09-01), Hashimoto
patent: 4980863 (1990-12-01), Ogihara
patent: 5005158 (1991-04-01), McClure et al.
patent: 5018110 (1991-05-01), Sugiyama et al.
patent: 5025294 (1991-06-01), Ema
patent: 5051954 (1991-09-01), Toda et al.
patent: 5079746 (1992-01-01), Sato
patent: 5091761 (1992-02-01), Hiraiwa
patent: 5091885 (1992-02-01), Ohsawa
patent: 5172198 (1992-12-01), Aritome
patent: 5184326 (1993-02-01), Hoffman
Shah et al., "A 4Mb DRAM with Cross-point Trench Transistor Cell", 1986 ISSCC Digest of Technical Papers, pp. 268-269.
Ema et al., "3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMs", 1988 IEDM Technical Digest, pp. 592-595.
Fujishima et al., "A Storage-Node-Boosted RAM with Word-Line Delay Compensation", IEEE Journal of Solid State Circuits, vol. SC-17, No. 5, pp. 872-875, Oct. 1982.
Ohta et al., "A Novel Memory Cell Architecture for High-Density DRAMs", 1989 Symposium of VLSI Circuits, Digest of Tech. Papers, pp. 101-102.
Kimura, et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecutre," ISSCC 91, pp. 106-107, Feb. 14, 1991.
Arimoto et al., "A Circuit Design of Intelligent CDRAM with Automatic Write Back Capability", 1990 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 79-80.
Watanabe et al., "Stacked Capacitor Cells for High-density dynamic RAMs", 1988 IEDM Technical Digest, pp. 600-603.
Asakura et al., "Cell-Plate Line Connecting Complementary Bitline (C3) Architecture for Battery Operating DRAMs", 1991 Symposium on VLSI Circuits, May 30, 1991, pp. 59-60.
Kimura et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-line Architecture", ISCC 91, Slide Supplement, pp. 70-71.
Ohta et al., "Quadruply Self-Aligned Stacked High-Capacitance RAM Using Ta.sub.2 O.sub.5 High Density VLSI Dynamic Memory", IEEE Transactions on Electron Devices, vol. ED-29, No. 3, Mar. 1982, pp. 368-376.
Sunouchi et al., "A Surrounding Gate Transistor (SGT) Cell for 64/256 MBit DRAMS", 1989 IEDM Technical Digest, pp. 23-26.
Kabushiki Kaisha Toshiba
Popek Joseph A.
Zarabian A.
LandOfFree
Semiconductor memory device having a memory cell unit including does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having a memory cell unit including , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a memory cell unit including will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2146764