Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent
1992-10-28
1995-05-23
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
326121, 327208, H03K 1716
Patent
active
054184738
ABSTRACT:
A complete logic family which is SEU immune is constructed, using logic/circuit design techniques, to recover from an SEU, regardless of the shape of the upsetting event. The logic family provides a redundancy of data to be used to restore data lost by an SEU. Two transistor networks are used, a p-channel network and an n-channel network. Each transistor network consists of a plurality of input transistors and a feedback transistor. The feedback transistor is sized to be weak compared to the input transistors. The transistor networks are designed to either resist an SEU or to shutdown until the SEU is over and then the network which is not shutdown will restore the data of the network that was hit by the SEU. The logic family can prevent glitch propagation from an upset node and can be implemented in a standard, commercial CMOS process without any additional processing steps. The logic family includes but is not limited to an Inverter, 2-input Nand, 2-input Nor, 3-input OrNand and a 3-input AndNor. The SEU recovery mechanism used by the logic family can be extended to logic structures in general. The SEU recovery mechanism is independent of the duration or shape of the upsetting event.
REFERENCES:
patent: 4532439 (1985-07-01), Koike
patent: 4575648 (1986-03-01), Lee
patent: 4782467 (1988-11-01), Belt et al.
patent: 4785200 (1988-11-01), Huntington
patent: 4805148 (1989-02-01), Diehl-Nagle et al.
patent: 4820942 (1989-04-01), Chan
patent: 4833347 (1989-05-01), Rabe
patent: 4908528 (1990-03-01), Huang
patent: 4937473 (1990-06-01), Statz et al.
patent: 4940905 (1990-07-01), Kobayashi et al.
patent: 5034629 (1991-07-01), Kinugasa
patent: 5039876 (1991-08-01), Hochwald et al.
patent: 5043939 (1991-08-01), Slamowitz et al.
patent: 5130581 (1992-07-01), Oh et al.
L. Rocket, "An SEU Hardened CMOS Data Latch Design", IEEE Transactions on Nuclear Science, vol. 35, No. 6, pp. 1682-1687, Dec. 1988.
S. E. Diehl, J. E. Vinson, B. D. Shafer and T. M. Mnich, "Considerations For Single Event Immune VLSI Logic", IEEE Transactions on Nuclear Science, vol. NS-30, No. 6, pp. 4501-4507, Dec. 1983.
J. F. Leavy, L. F. Hoffman, R. W. Shovan and M. T. Johnson, "Upset Due to a Single Particle Caused Propagated Transient in a Bulk CMOS Microprocessor", IEEE Transactions on Nuclear Science, vol. 38, No. 6, pp. 1493-1499, Dec. 1991.
Y. Savaria, J. F. Hayes, N. C. Rumin and V. K. Agarwal, "A Theory for the Design of Soft-Error-Tolerant VLSI Circuits", IEEE Journal on Selected Areas in Communications, vol. SAC-4, No. 1, pp. 15-23, Jan. 1986.
Y. Savaria, N. C. Rumin, J. F. Hayes and V. K. Agarwal, "Soft-Error Filtering: A Solution to the Reliabaility Problem of Future VLSI Digital Circuits", Proceedings of the IEEE, vol. 74, No. 5, pp. 669-683, May 1986.
S. M. Kang and D. Chu, "CMOS Circuit Design for Prevention of Single Event Upset", Proceedings of 1986 International Conference on Computer Design, Port Chester, New York, 1986.
S. Whitaker, J. Canaris and K. Liu, "SEU Hardened Memory Cells for a CCSDS Reed Solomon Encoder", IEEE Transactions on Nuclear Science, vol. 38, No. 6, pp. 1471-1477, Dec. 1991.
Idaho Research Foundation Inc.
Sanders Andrew
Westin Edward P.
LandOfFree
Single event upset immune logic family does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single event upset immune logic family, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single event upset immune logic family will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2142506