Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Patent
1998-12-10
1999-11-02
Mintel, William
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
257296, 257765, 257766, 257767, 257768, 257769, H01L 2358
Patent
active
059775580
ABSTRACT:
Integrated circuit chips having large regions of different device density and topography are susceptible to local processing variations which give rise to systematic failures affecting some circuit regions and not others. Over-simplified test structures cannot signal these failures during processing. Memory chips have large regions of storage cell arrays serviced by sizeable peripheral regions consisting of logic circuits. The device density and configuration in each of these regions on the chip are quite different. During processing steps these regions present differently to the process agents such as chemical etchants and plasmas producing in local variations of processing rates occur which result in systematic under processing in one region or over processing in another. Memory chips are particularly prone to such variations and also lend themselves well to the design of product specific test structures for flagging these aberrations. Several test structures are described which are formed from regions of the integrated circuit product itself. The structures are designed to monitor specific process steps where such local variations occur. The invention teaches the use of product specific test structures for process monitoring of sub-micron DRAM integrated circuits. The structures described are portions of the cell array outfitted with test probe pads and are capable of measuring opens and shorts in wordlines and bitlines. Another structure comprises a testable string of bitline contacts.
REFERENCES:
patent: 5329228 (1994-07-01), Comeau
patent: 5468541 (1995-11-01), Hsu
patent: 5475236 (1995-12-01), Yoshizaki
patent: 5506804 (1996-04-01), Yanagisawa et al.
patent: 5712492 (1998-01-01), Kokubun
patent: 5760600 (1998-06-01), Kasai
patent: 5872018 (1999-02-01), Lee
patent: 5900644 (1999-05-01), Ying et al.
Ackerman Stephen B.
Mintel William
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Testchip design for process analysis in sub-micron DRAM fabricat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testchip design for process analysis in sub-micron DRAM fabricat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testchip design for process analysis in sub-micron DRAM fabricat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2138723