Shared register architecture for a dual-instruction-set CPU to f

Details Shared register architecture for a dual-instruction-set CPU to f Shared register architecture for a dual-instruction-set CPU to f

1998-06-19

2000-06-13

Ellis, Richard L.

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

G06F 954

Patent

active

060761555

ABSTRACT:
A dual-instruction set central processing unit (CPU) is capable of executing instructions from a reduced instruction set computer (RISC) instruction set and from a complex instruction set computer (CISC) instruction set. Data and address information may be to transferred from a CISC program to a RISC program running on the CPU by using shared registers. The architecturally-defined registers in the CISC instruction set are merged or folded into some of the architecturally-defined registers in the RISC architecture so that these merged registers are shared by the two instructions sets. In particular, the flags or condition code registers defined by each architecture are merged together so that CISC instructions and RISC instructions will implicitly update the same merged flags register when performing computational instructions. The RISC and CISC registers are folded together so that the CISC flags are at one end of the register while the frequently used RISC flags are at the other end, but the RISC instructions can read or write any bit in the merged register. The CISC code segment base address is stored in the RISC branch count register, while the CISC floating point instruction address is stored in the RISC branch link register. The general-purpose registers (GPR's) are also merged together, allowing a CISC program to pass data to a RISC program merely by writing one of its GPR's, switching control to the RISC program, and the RISC program reading one of its GPR's that is merged with and corresponds to the CISC GPR that was written to by the CISC program.

REFERENCES:
patent: 5226164 (1993-07-01), Nadas et al.
patent: 5481693 (1996-01-01), Blomgren et al.
patent: 5805918 (1998-09-01), Blomgren et al.

Affiliated with

Also associated with

Rating

Shared register architecture for a dual-instruction-set CPU to f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared register architecture for a dual-instruction-set CPU to f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared register architecture for a dual-instruction-set CPU to f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2079069