Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1998-12-08
1999-10-19
Quach, T. N.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438655, 438664, 438683, 438902, H01L 2128
Patent
active
059703709
ABSTRACT:
An improved process for manufacturing cobalt silicide layers uses two capping layers. A first capping layer of titanium nitride prevents the formation of a cobalt/titanium intermetallic. A subsequently formed titanium metallic layer getters impurities from outgassing and the ambient preventing corruption of the cobalt layer. Two rapid thermal annealing steps convert the cobalt at the cobalt/silicon intermetallic into highly conductive cobalt disilicide. The cobalt silicide does not suffer from linewidth dependent increases in resistivity. Therefore, the cobalt disilicide formed by the present method is useful for semiconductor devices with linewidths and feature sizes less than 0.20 .mu.m. The process has wide applicability and may be used to fabricate local circuit interconnects, floating gates, double polysilicon stacked floating gates as well as other uses.
REFERENCES:
patent: 5047367 (1991-09-01), Wei et al.
patent: 5231053 (1993-07-01), Bost et al.
patent: 5266156 (1993-11-01), Nasr
patent: 5317187 (1994-05-01), Hindman et al.
patent: 5567651 (1996-10-01), Berti et al.
patent: 5582881 (1996-12-01), Besser et al.
patent: 5593924 (1997-01-01), Apte et al.
patent: 5780362 (1998-07-01), Wang et al.
patent: 5874342 (1999-02-01), Tsai et al.
patent: 5902129 (1999-05-01), Yoshikawa et al.
Yamazaki, T., et al., "21 psec switching 0.1.mu.m-CMOS at romm temperature using high performance Co salicide process", IEEE IEDM Tech. Digest, Dec. 1993, pp. 906-908, Dec. 1993.
Goto, K., et al., "Leakage mechanism and optimized conditions of Co salicide process for deep-submicron CMOS devices", IEEE IEDM Tech. Digest, Dec. 1995, pp. 449-452.
Tung, R., et al., "Increased uniformity and thermal stability of CoSi.sub.2 thin films by Ti capping", Appl. Phys. Lett., 67(15), Oct. 9, 1995, pp. 2164-2166.
Besser Paul R.
Chen Robert
Cheung Robin W.
Advanced Micro Devices
Quach T. N.
LandOfFree
Manufacturing capping layer for the fabrication of cobalt salici does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing capping layer for the fabrication of cobalt salici, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing capping layer for the fabrication of cobalt salici will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068693