Process for verifying a hermetic seal and semiconductor device t

Details Process for verifying a hermetic seal and semiconductor device t Process for verifying a hermetic seal and semiconductor device t

1998-06-16

2000-06-13

Mulpuri, Savitri

Semiconductor device manufacturing: process

Making device or circuit responsive to nonelectrical signal

Physical stress responsive

438456, H01L 2100

Patent

active

060748915

ABSTRACT:
A method and device for verifying whether a cavity (16) enclosing a micromachined sensing structure (14) between a pair of wafers (10, 12) is hermetically sealed by detecting the presence of moisture within the cavity (16). The method entails forming a bare, unpassivated PN junction diode (20) in a semiconductor substrate, preferably a device wafer (10) with the sensing structure (14). The device wafer (10) is then bonded to a capping wafer (12) to enclose the PN junction diode (20) and micromachine (14) within a cavity (16) defined by and between the wafers (10, 12). The reverse diode characteristics of the PN junction diode (20) are then determined by causing a reverse current to flow through the diode (20). For this purpose, either a known voltage is applied across the diode (20) and the reverse leakage current measured, or a known reverse current is forced across the diode (20) and the voltage measured. The unpassivated junction diode (20) exhibits unstable current/voltage readings if sufficient moisture is present within the cavity (16), thereby indicating whether or not the cavity (16) is hermetically sealed.

REFERENCES:
patent: 5164813 (1992-11-01), Blackstone et al.
patent: 5389569 (1995-02-01), Cambou et al.
patent: 5461001 (1995-10-01), Kurtz et al.
patent: 5585311 (1996-12-01), Vo
patent: 5591679 (1997-01-01), Jakobsen et al.
patent: 5719069 (1998-02-01), Sparks
patent: 5721162 (1998-02-01), Schubert et al.
patent: 5837562 (1998-11-01), Cho

Affiliated with

Also associated with

Rating

Process for verifying a hermetic seal and semiconductor device t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for verifying a hermetic seal and semiconductor device t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for verifying a hermetic seal and semiconductor device t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2067782