Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-06-26
2000-10-31
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257368, 257344, 257382, 257408, 438197, 438701, 438673, H01L 2976, H01L 2994, H01L 31113, H01L 31119
Patent
active
061406775
ABSTRACT:
A semiconductor topography for a transistor having an ultra-narrow gate conductor. A method for forming the semiconductor topography may include etching a patterning layer extending across a conductive gate layer to form an opening extending to an upper surface of the conductive gate layer. Subsequently, a masking layer is formed upon the exposed upper surface of the conductive gate layer. The patterning layer and portions of the conductive gate layer not shielded by the masking layer are then removed to form a gate conductor. Lightly doped drain impurity areas may then be formed in the semiconductor substrate aligned with sidewall surfaces of the gate conductor. In an embodiment, spacers may be formed adjacent sidewall surfaces of the gate conductor substantially simultaneously with removal of the masking layer and portions of a gate dielectric layer not shielded by the gate conductor. Source and drain impurity areas may then be formed in the semiconductor substrate aligned with sidewall surfaces of the spacers. A metal silicide may be formed upon upper surfaces of the gate conductor and the source and drain areas.
REFERENCES:
patent: 3924265 (1975-12-01), Rodgers
patent: 3975221 (1976-08-01), Rodgers
patent: 4145459 (1979-03-01), Goel
patent: 4250519 (1981-02-01), Mogi et al.
patent: 4638400 (1987-01-01), Brown et al.
patent: 4949136 (1990-08-01), Jain
patent: 4963501 (1990-10-01), Ryan et al.
patent: 5448094 (1995-09-01), Hsu
patent: 5453635 (1995-09-01), Hsu et al.
patent: 5596215 (1997-01-01), Huang
patent: 5679968 (1997-10-01), Smayling et al.
patent: 5776821 (1998-07-01), Haskell et al.
patent: 5834816 (1998-11-01), Jang
patent: 5854501 (1998-12-01), Kao
Gardner Mark I.
Hause Frederick N.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Owens Douglas W.
Thomas Tom
LandOfFree
Semiconductor topography for a high speed MOSFET having an ultra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor topography for a high speed MOSFET having an ultra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor topography for a high speed MOSFET having an ultra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2054964