Data transfer device for decreasing load of CPU by avoiding dire

Details Data transfer device for decreasing load of CPU by avoiding dire Data transfer device for decreasing load of CPU by avoiding dire

1997-05-28

1999-10-19

An, Meng-Ai T.

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

710 52, 710 17, 710 6, 711165, G06F 1314

Patent

active

059681462

ABSTRACT:
A data transfer controller connected between a device and a memory for controlling data transfer between the device and memory on the basis of a command received from a CPU. The controller includes command buffers for storing at least one data transfer command received from the CPU, an input port for reading the data transfer command from the command buffers and reading out a command packet corresponding to the data transfer command from a location within the memory instructed by the data transfer command, a packet store buffer connected to the input port for holding therein data packets and command packet read out from the memory, and a command execution circuit connected to the command buffers and the packet sore buffer for performing transfer of the data packets between the memory and device through the packet store buffer on the basis of a transfer execution flag received from the CPU. At least one data transfer command has a write command for transferring data from the memory to the device, and a read command for transferring data from the device to the memory, and the command execution circuit sends the data packets sent from the device to the packet store buffer on the basis of the data transfer command, according to a designation of the read command. When the data packet designated to be sent from the device to the packet store buffer according to the data transfer command is not held yet in the packet store buffer, the read command may not be executed. Two computer systems can be interconnected by means of respective data transfer devices to a parallel computer system as a whole.

REFERENCES:
patent: 4901232 (1990-02-01), Harrington et al.
patent: 5170471 (1992-12-01), Bonevento et al.
patent: 5235687 (1993-08-01), Bacot et al.
patent: 5784649 (1998-07-01), Begur et al.

Affiliated with

Also associated with

Rating

Data transfer device for decreasing load of CPU by avoiding dire does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transfer device for decreasing load of CPU by avoiding dire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer device for decreasing load of CPU by avoiding dire will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2049894