Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1996-10-09
2000-07-18
Hua, Ly V.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714 6, G06F 1100
Patent
active
06092229&
ABSTRACT:
A system for providing information to memory within a local device is provided herein. The system initially receives information transmitted from a remote location and reads predetermined data, including start and end addresses, within the local device. The system computes a checksum based on information received from the remote location and the predetermined data and compares a predetermined checksum to the received information checksum. If the predetermined checksum does not equal the received information checksum, the system requests retransmission of information and repeats the preceding steps (receiving information, computing a checksum, and comparing) until the predetermined checksum equals the received information checksum. The system then provides the valid information to local device memory. The invention may execute a protocol to receive information packets and store the information packets in appropriate memory locations after receiving the information. The system may copy information from the remote location directly into local device memory. The system is implemented on a single chip and provides information to memory of a local device. The system utilizes minimal non-volatile memory and comprises a microprocessor and registers including a start register, an end register, and a checksum register, and a communications interface. The communications interface receives information from a remote device, the microprocessor receives information from the communications interface and evaluates whether information received is valid, and the microprocessor passes valid information to RAM for execution.
REFERENCES:
patent: 4402043 (1983-08-01), Guttag et al.
patent: 4779274 (1988-10-01), Takahashi et al.
patent: 4819237 (1989-04-01), Hamilton et al.
patent: 4933772 (1990-06-01), Ikenoue et al.
patent: 4991169 (1991-02-01), Davis et al.
patent: 5311451 (1994-05-01), Barrett
patent: 5347643 (1994-09-01), Kondo et al.
patent: 5404361 (1995-04-01), Casorso et al.
patent: 5410546 (1995-04-01), Boyer et al.
patent: 5493524 (1996-02-01), Guttag et al.
patent: 5553301 (1996-09-01), New et al.
patent: 5604865 (1997-02-01), Lentz et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5621883 (1997-04-01), Thoulon et al.
patent: 5649187 (1997-07-01), Hornbuckle
patent: 5696936 (1997-12-01), Church et al.
patent: 5754863 (1998-05-01), Reuter
Ralston, Anthony et al., "Encyclopedia of Computer Science", 3rd Ed., International Thomson Computer Press, 1995 pp. 874-882.
Boyle Douglas B.
Rostoker Michael D.
Hua Ly V.
LSI Logic Corporation
LandOfFree
Single chip systems using general purpose processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single chip systems using general purpose processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single chip systems using general purpose processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2049679