Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-08-16
2000-07-18
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711170, 711 5, 711105, 711109, G06F 1314
Patent
active
06092165&
ABSTRACT:
A programmable memory controller is described. The memory control signals and timings are defined by programmable means. A plurality of shift registers are loaded with programmed values at the start of a control sequence. The programmed values are synchronously shifted with the optimum value system clock to thereby generate a plurality of memory control signals. Each memory control signal is generated by a shift register. Depending on the mode of operation to be performed by the memory device, different programmed values are loaded into the plurality of shift registers at the start of a control sequence. The selection of which programmed value to be loaded into the plurality of shift registers is accomplished by a multiplexer device coupled with each shift register. The multiplexer device selects one input mode register containing programmed values. One input mode register exists for each mode of operation that can be performed by the memory device. The selected mode registers are loaded into each shift register to generate the desired control sequence for the memory device.
REFERENCES:
patent: 5179686 (1993-01-01), White
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5335337 (1994-08-01), Gagliardo et al.
patent: 5418924 (1995-05-01), Dresser
patent: 5455957 (1995-10-01), Pawlowski et al.
patent: 5610864 (1997-03-01), Manning
patent: 5778413 (1998-07-01), Stevens et al.
"Chips: Intel Corp. Intros Higher Peforming PCI Chip Set for Pentium Processors; Triton Architecture Unlocks Pentium Processor Power Necessary for Multitude of Applications. (Intel Corp's 8243Fx)", EDGE: Work-Group Computing Report, v6, n246, p10(1), Feb. 6, 1995.
"Intel 430MX PCI Set 82437MX Mobile System Controller (MTSC) and 82438MX Mobile Data Path (MTDP)" Intel Corp. pp. 1-70, Apr. 1996.
"Intel 430VX PCI Set 82437VX System Controller (TVX) and 82438VX Data Path Unit (TDX)", Intel Corp. pp. 1-90, Jul. 1996.
Adornato Rocco L.
Chan Eddie P.
Kim Hong
Samuels Steven B.
Starr Mark T.
LandOfFree
Memory control unit using a programmable shift register for gene does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control unit using a programmable shift register for gene, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control unit using a programmable shift register for gene will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2048925