Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1997-07-23
2000-07-18
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711103, 365218, 365236, 36518529, 36518533, G06F 9312
Patent
active
060921641
ABSTRACT:
A microcomputer comprising a CPU for outputting a signal requesting generation of pulses when receiving an erase signal requesting processing to initialize a flash memory unit; a timer for generating the pulses when receiving the signal requesting generation of the pulses output by the CPU wherein the frequency of a system clock is divided to produce clock pulses and each of the pulses is generated whenever the number of clock pulses reaches a set value; and a memory control unit for executing the processing to initialize the flash memory unit as well as measuring a time it takes to carry out the processing by counting the number of pulses output by the timer when receiving the erase signal.
REFERENCES:
patent: 5327531 (1994-07-01), Bealkowski et al.
patent: 5414829 (1995-05-01), Fandrich et al.
patent: 5490109 (1996-02-01), Salmon
patent: 5732092 (1998-03-01), Shinohara
patent: 5734816 (1998-03-01), Niijima et al.
"94 Mitsubishi Denki Semiconductor Data book" published by Mitsubishi Electric Corporation, 1994.
Konishi Masayuki
Tanaka Nobuhiko
Mitsubishi Denki & Kabushiki Kaisha
Peikari B. James
LandOfFree
Microcomputer having division of timing signals to initialize fl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer having division of timing signals to initialize fl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer having division of timing signals to initialize fl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2048916