Semiconductor memory device for making column decoder operable a

Details Semiconductor memory device for making column decoder operable a Semiconductor memory device for making column decoder operable a

1999-12-29

2000-10-03

Dinh, Son T.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

365193, G11C 800

Patent

active

061282472

ABSTRACT:
A semiconductor memory device is disclosed, in which the output timing of an operation enabling signal for activating the column decoder can be suitably determined according to the RAS access time. The semiconductor memory device comprises a memory cell array; a row decoder for decoding row address data for designating a word line; a column decoder for decoding column address data for designating a data line; and a column decoder control section for outputting an operation enabling signal for making the column decoder operable to the column decoder. The column decoder control section determines the output timing of the operation enabling signal according to a determination of whether a sufficient RAS access time is obtained.

REFERENCES:
patent: 5642326 (1997-06-01), Sakurai et al.
patent: 5745429 (1998-04-01), Cowles et al.
patent: 5812492 (1998-09-01), Yamauchi et al.

Affiliated with

Also associated with

Rating

Semiconductor memory device for making column decoder operable a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device for making column decoder operable a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for making column decoder operable a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-201995