Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Patent
1998-02-18
2000-08-15
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
712225, 712244, G06F 9302
Patent
active
061051292
ABSTRACT:
A microprocessor includes one or more registers which are architecturally defined to be used for at least two data formats. In one embodiment, the registers are the floating point registers defined in the x86 architecture, and the data formats are the floating point data format and the multimedia data format. The registers actually implemented by the microprocessor for the floating point registers use an internal format for floating point data. Part of the internal format is a classification field which classifies the floating point data in the extended precision defined by the x86 microprocessor architecture. Additionally, a classification field encoding is reserved for multimedia data. As the microprocessor begins execution of each multimedia instruction, the classification information of the source operands is examined to determine if the data is either in the multimedia class, or in a floating point class in which the significand portion of the register is the same as the corresponding significand in extended precision. If so, the multimedia instruction executes normally. If not, the multimedia instruction is faulted. Similarly, as the microprocessor begins execution of each floating point instruction, the classification information of the source operands is examined. If the data is classified as multimedia, the floating point instruction is faulted. A microcode routine is used to reformat the data stored in at least the source registers of the faulting instruction into a format useable by the faulting instruction. Subsequently, the faulting instruction is re-executed.
REFERENCES:
patent: 4847802 (1989-07-01), Ashton
patent: 5481489 (1996-01-01), Yanagida
patent: 5560035 (1996-09-01), Garg et al.
patent: 5701508 (1997-12-01), Glew et al.
patent: 5740441 (1998-04-01), Yellin et al.
patent: 5748516 (1998-05-01), Goddard et al.
patent: 5751981 (1998-05-01), Witt et al.
patent: 5805475 (1998-09-01), Purino et al.
patent: 5812813 (1998-09-01), Henry et al.
patent: 5825678 (1998-10-01), Smith
patent: 5978901 (1999-11-01), Luedtke et al.
Intel, Pentium Processor Family Developer's Manual,, pp. 2-13 to 2-20, 1997.
Intel, Intel Architecture Software Developer's Manual, vol. 3: System Programming Guide, pp. 10-1 to 10-9, 1997.
IBM Technical Disclosure Bulletin, "Floating Point Data Type Tag," vol. 39, No. 7, Jul. 1996, pp. 265 ( 1 sheet).
Achenbach Michael D.
Juffa Norbert
Meier Stephan G.
Weber Frederick D.
Advanced Micro Devices , Inc.
Ellis Richard L.
Merkel Lawrence J.
LandOfFree
Converting register data from a first format type to a second fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Converting register data from a first format type to a second fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Converting register data from a first format type to a second fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2019070