Process for improving sheet resistance of an integrated circuit

Details Process for improving sheet resistance of an integrated circuit Process for improving sheet resistance of an integrated circuit

1992-12-11

1993-12-07

Quach, T. N.

Fishing, trapping, and vermin destroying

437 41, 437200, 437228, 156653, H01L 21283, H01L 21302

Patent

active

052683303

ABSTRACT:
A passivating layer is deposited over an integrated circuit device, conventionally fabricated using silicidation, after which an insulating layer is deposited. The insulating layer is planarized and further polished to expose the passivating layer above the gate. The portion of the passivating layer above the gate is removed with little or no effect on the insulating layer or gate. A trench above one or both junctions (source or drain) is formed by removing insulation using the passivating layer as an etch stop, then removing a portion of the passivating layer above the junction with little or no effect on the junction or any isolation region present. The gate may be further silicided, and the opening above the gate and the trench above the junction may each be planarly filled with a low sheet resistance conductive material, forming contacts. The contact above the junction may be borderless.

REFERENCES:
patent: 4518629 (1985-05-01), Jeuch
patent: 4587718 (1986-05-01), Haken et al.
patent: 4690730 (1987-09-01), Tang et al.
patent: 4740484 (1988-04-01), Norstrom et al.
patent: 4746219 (1988-05-01), Holloway et al.
patent: 4753709 (1988-06-01), Welch et al.
patent: 4755478 (1988-07-01), Abernathey et al.
patent: 4795722 (1989-01-01), Welch et al.
patent: 4824521 (1989-04-01), Kulkarni et al.
patent: 4849369 (1989-07-01), Jeuch et al.
patent: 4877775 (1989-10-01), Rodder
patent: 4966870 (1990-10-01), Barber et al.
patent: 4994402 (1991-02-01), Chiu
patent: 5013678 (1991-05-01), Winnerl et al.
patent: 5022958 (1991-06-01), Favreau et al.
patent: 5034348 (1991-07-01), Hartswick et al.
patent: 5081065 (1992-01-01), Jonkers et al.
patent: 5086017 (1992-04-01), Lu
Reith, T. M. & Sullivan, M. J., "Controlled Ohmic Contact and Planarization For Very Shallow Junction Structures", IBM Technical Disclosure Bulletin, vol. 20, No. 9, Feb. 1978, pp. 3480-3483.
Lasky, J. B. et al., "Composition of Transformation to Low-Resistivity Phase and Agglomeration of TiSi.sub.2 and CoSi.sub.2 ", IEEE Transactions on Electron Devices, vol. 38, No. 2, Feb. 1991, pp. 262-269.

Affiliated with

Also associated with

Rating

Process for improving sheet resistance of an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for improving sheet resistance of an integrated circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for improving sheet resistance of an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2015602