Static information storage and retrieval – Read/write circuit
Patent
1993-03-18
1994-11-22
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
365202, 365203, 365207, 36523003, G11C 700
Patent
active
053674880
ABSTRACT:
A DRAM having bidirectional global bit lines is defined such that local bit lines connected to corresponding memory cells and separative global bit lines connected to the local bit lines are commonly connected to local bit lines so as to read data stored in the cells or write data to the cells in a bidirectional data access manner. According to the DRAM of the present invention, the sense amplifiers, input and output lines and switching elements for column decoding, which generally are located between adjacent cell arrays, can be advantageously positioned without decreasing the characteristics of the DRAM element. In addition, the DRAM of the present invention employs an open bit line structure rather than a folded bit line structure, thereby improving a packing effect as well as a S/N (signal-to-noise) characteristic, remarkably.
REFERENCES:
patent: 5047984 (1991-09-01), Monden
patent: 5091889 (1992-02-01), Hamano et al.
patent: 5111434 (1992-05-01), Cho
patent: 5202854 (1993-04-01), Koike
patent: 5233560 (1993-08-01), Foss et al.
patent: 5247482 (1993-09-01), Kim
patent: 5255235 (1993-10-01), Miyatake
Goldstar Electron Co. Ltd.
LaRoche Eugene R.
Loudermilk Alan R.
Nguyen Tan
LandOfFree
DRAM having bidirectional global bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM having bidirectional global bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM having bidirectional global bit lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1995427