Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-06-17
1997-08-26
Niebling, John
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438655, 438664, 438682, H01L 2128
Patent
active
056610858
ABSTRACT:
A method for forming a low contact leakage and low contact resistance integrated circuit device electrode within an integrated circuit, and the low contact leakage and low contact resistance integrated circuit device electrode formed through the method. There is first formed within a semiconductor substrate an integrated circuit device electrode. The integrated circuit device electrode has a width upon the semiconductor substrate of less than the width of a conductor element desired to be formed upon the integrated circuit device electrode plus two times the registration tolerance of a fabrication tool employed in defining the location of the conductor element desired to be formed upon the integrated circuit device electrode. Formed then upon the semiconductor substrate including the integrated circuit device electrode is a blanket metal silicide forming metal layer. The semiconductor substrate is then annealed to partially consume the blanket metal silicide forming metal layer at the location of the integrated circuit device electrode and partially consume the semiconductor substrate at the location of the integrated circuit device electrode while forming a patterned metal silicide layer aligned with a partially consumed integrated circuit device electrode beneath a partially consumed blanket metal silicide forming metal layer. Finally, the blanket partially consumed metal silicide forming metal layer is patterned to form a patterned partially consumed metal silicide forming metal layer. The patterned partially consumed metal silicide forming metal layer is aligned at least partially over the partially consumed integrated circuit device electrode and the patterned metal silicide layer. The patterned partially consumed metal silicide forming metal layer has a width greater than the width of the conductor element desired to be formed upon the integrated circuit device electrode plus two times the registration tolerance of the fabrication tool employed in defining the location of the conductor element desired to be formed upon the integrated circuit device electrode. There may also be formed and aligned upon the patterned partially consumed metal silicide forming metal layer a patterned barrier layer of equivalent width.
REFERENCES:
patent: 4378383 (1983-03-01), Moritz
patent: 4448800 (1984-05-01), Ehara et al.
patent: 4520041 (1985-05-01), Aoyama et al.
patent: 4532702 (1985-08-01), Gigante et al.
patent: 4544445 (1985-10-01), Jeuch et al.
patent: 4592802 (1986-06-01), Deleonibus et al.
patent: 5358902 (1994-10-01), Verhaar et al.
patent: 5550084 (1996-08-01), Anjum et al.
Bilodeau Thomas G.
Chartered Semiconductor Manufacturing Pte Ltd.
Niebling John
Saile George O.
Szecsy Alek P.
LandOfFree
Method for forming a low contact leakage and low contact resista does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a low contact leakage and low contact resista, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a low contact leakage and low contact resista will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1988154