Structure of SRAM cell and method for fabricating the same

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257366, 257371, 257374, 257393, 257401, 438153, 438154, 438157, 438199, 438266, 438283, H01L 2972

Patent

active

061277045

ABSTRACT:
A CMOS SRAM cell includes a substrate divided by a well trench into an n well region and a p well region, first and second active regions each having a V shape, formed symmetrical relative to each other, and having the well trench in between, third and fourth active regions formed symmetrically relative to each other and offset from the second active region, first and second gate lines each crossing the first active region, the well trench, and the second active region, and a third gate line crossing the third and fourth active regions.

REFERENCES:
patent: 5179038 (1993-01-01), Kinney et al.
patent: 5332688 (1994-07-01), Hashimoto et al.
patent: 5534450 (1996-07-01), Kim
Akinori Sekiyama et al., A 1-V Operating 256-kb Full-CMOS SRAM, IEEE Journal of Solid-State Circuits, vol. 27, No. 5, May 1992, pp. 776-782.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Structure of SRAM cell and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure of SRAM cell and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure of SRAM cell and method for fabricating the same will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-198377

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.