Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-06-15
2000-10-24
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
G06F 1340
Patent
active
061381985
ABSTRACT:
A bridge for a multi-processor system includes bus interfaces for connection to an I/O bus of a first processing set, an I/O bus of a second processing set and a device bus. A bridge control mechanism is configured to compare address and data phases of I/O accesses by the first and second processing sets. At least one dissimilar data register is provided for each processing set. The bridge control mechanism is operable in response to an address phase of a dissimilar data register write access to disregard any differences in the data phase for the dissimilar data write access. Non-deterministic data (for example relating to a real time clock) can be output from the processing sets in a combined (lockstep comparison) mode. A read destination address supplied in common by the first and second processing sets for a dissimilar data read access can cause data read from a determined one of the dissimilar data registers to be supplied the first and second processing sets. In this manner, the processing sets may have the dissimilar data replaced by the same data. The read destination address supplied in common by the first and second processing sets can determine the dissimilar data register from which data is read.
REFERENCES:
patent: 5301283 (1994-04-01), Thacker et al.
patent: 5412788 (1995-05-01), Andres
patent: 5517648 (1996-05-01), Bertone et al.
patent: 5551035 (1996-08-01), Arnold et al.
patent: 5586253 (1996-12-01), Green et al.
patent: 5615403 (1997-03-01), Bissett et al.
patent: 5627965 (1997-05-01), Liddell et al.
patent: 5692204 (1997-11-01), Rawson et al.
patent: 5778446 (1998-07-01), Kim
patent: 5809340 (1998-09-01), Bertone et al.
patent: 5844856 (1998-12-01), Taylor
Brumm et al., 80383 A Programming & Design Handbook, pp. 31-32.
International Search Report, Application No. PCT/US99/12430, mailed Sep. 27, 1999.
Garnett Paul J.
Oyelakin Femi A.
Rowlinson Stephen
Williams Emrys J.
Auve Glenn A.
Kivlin B. Noel
Sun Microsystems Inc.
LandOfFree
Processor bridge with dissimilar data registers which is operabl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor bridge with dissimilar data registers which is operabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor bridge with dissimilar data registers which is operabl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1975612