Semiconductor memory device with reduced consumption of standby

Details Semiconductor memory device with reduced consumption of standby Semiconductor memory device with reduced consumption of standby

1999-12-28

2000-10-24

Phan, Trong

Static information storage and retrieval

Read/write circuit

Data refresh

365226, G11C 700

Patent

active

061377430

ABSTRACT:
Disclosed is a semiconductor memory device with a reduced consumption of standby current in a self-refresh mode. The semiconductor memory device includes a DC voltage source control circuit unit for controlling a DC voltage generating unit. The DC voltage source control unit periodically turns on and off the DC voltage generating unit in such a fashion that voltages sources used for a self-refresh operation are maintained their OFF states during standby in a self-refresh mode.

REFERENCES:
patent: 4716551 (1987-12-01), Inagaki
patent: 5349562 (1994-09-01), Tanizaki
patent: 5365487 (1994-11-01), Patel et al.
patent: 5455801 (1995-10-01), Blodgett et al.
patent: 5499213 (1996-03-01), Niimi et al.
patent: 5555527 (1996-09-01), Kotani et al.
patent: 5684751 (1997-11-01), Manning
patent: 5740118 (1998-04-01), Sato et al.
patent: 5774404 (1998-06-01), Eto
patent: 5894446 (1999-04-01), Itou
patent: 5901101 (1999-05-01), Suzuki et al.
patent: 6026043 (2000-02-01), Suzuki

Affiliated with

Also associated with

Rating

Semiconductor memory device with reduced consumption of standby does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with reduced consumption of standby , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with reduced consumption of standby will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1971671