Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1994-11-14
1996-03-19
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 37, H03K 19177, H03K 19173
Patent
active
055006086
ABSTRACT:
The logic cell of the current invention is useful in a field programmable logic device, particularly a device in which an interconnect structure is interconnected by antifuses, and logic cells are programmed using pass transistors. All input leads of the logic cell can be selectively inverted. The output signal from one logic cell can be cascaded as input to the adjacent cell for efficiently computing wide functions. An optional feedback path allows the cell to be optionally used for sequential functions without the delay caused by a feedback path through field programmed connections. Configuration units can serve the multiple purposes of selectively applying programming voltages to the interconnect structure, shifting in configuration information for configuring the interconnect structure, and capturing and shifting out states of the interconnect lines. A novel output buffer allows 3-state control from multiple sources. A novel reset circuit allows only the cells used as sequential elements to be reset, and only when reset would not cause contention with an input data signal.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3987286 (1976-10-01), Muehldorf
patent: 4157480 (1979-06-01), Edwards
patent: 4334212 (1982-06-01), Wright
patent: 4558236 (1985-12-01), Burrows
patent: 4612459 (1986-09-01), Pollachek
patent: 4628217 (1986-12-01), Berndt
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4758985 (1988-07-01), Carter
patent: 4761570 (1988-08-01), Williams
patent: 4786824 (1988-11-01), Masuda
patent: 4849653 (1989-07-01), Imai et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4872137 (1989-10-01), Jennings
patent: 4912348 (1990-03-01), Maki et al.
patent: 4933575 (1990-06-01), Aso
patent: 4982113 (1991-01-01), Jinbo
patent: 5019736 (1991-05-01), Furtek
patent: 5028821 (1991-07-01), Kaplinsky
patent: 5068549 (1991-11-01), Iwasaki
patent: 5095523 (1992-03-01), Delaruelle et al.
patent: 5117124 (1992-05-01), Dicke
patent: 5121006 (1992-06-01), Pedersen
patent: 5144158 (1992-09-01), Kanai et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151621 (1992-09-01), Goto
patent: 5155389 (1992-10-01), Furtek
patent: 5191243 (1993-03-01), Shen et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5319254 (1994-06-01), Goetting
patent: 5331226 (1994-07-01), Goetting
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5386154 (1995-01-01), Goetting et al.
Mano, M. Morris, Computer Engineering: Hardware Design. Prentice Hall: New Jersey. 1988, p. 67.
Birkner, J.; Chang, A.; Chua, H. T.; Chao, A.; Gordon, K.; Kleinman, B.; Kolze, P. and Wong, R.; "A Very High-Speed Field Programmable Gate Array Using Metal-to-Metal Antifuse Programmable Elements", QuickLogic Corporation, IEEE 1991 Custom Integrated Circuits Conference, May 12, 1991.
Goetting F. Erich
Trimberger Stephen M.
Harms Jeanette S.
Santamauro Jon
Westin Edward P.
Xilinx , Inc.
Young Edel M.
LandOfFree
Logic cell for field programmable gate array having optional int does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic cell for field programmable gate array having optional int, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic cell for field programmable gate array having optional int will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1960707