Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-08-30
1998-05-26
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438634, 438639, H01L 214763
Patent
active
057563977
ABSTRACT:
A method of fabricating a wiring in a semiconductor device, including the steps of (1) forming an insulation film on a semiconductor substrate, (2) forming a groove lane having an inclined plane at an upper part thereof by etching the insulation film in a wiring region thereof, (3) forming a wiring film on the whole surface, and (4) etching the wiring film in the wiring region to form the wiring. The groove lane can be formed by etching the insulation film to form the lane and sputter etching the upper part of the lane using inert ions. The method can also include, before the forming the film step, forming an inter-insulation layer and an etch stopper.
REFERENCES:
patent: T887018 (1971-06-01), Rodari
patent: 4176016 (1979-11-01), Koel et al.
patent: 4807016 (1989-02-01), Douglas
patent: 4879254 (1989-11-01), Tsuzuki et al.
patent: 4956312 (1990-09-01), Van Laarhoven
patent: 4977105 (1990-12-01), Okamoto et al.
patent: 4987099 (1991-01-01), Flanner
patent: 5041397 (1991-08-01), Kim et al.
patent: 5081060 (1992-01-01), Kim
patent: 5117273 (1992-05-01), Stark et al.
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5164340 (1992-11-01), Chen et al.
patent: 5166088 (1992-11-01), Ueda et al.
patent: 5200880 (1993-04-01), Huang
patent: 5203957 (1993-04-01), Yoo et al.
patent: 5227014 (1993-07-01), Crotti et al.
patent: 5308793 (1994-05-01), Tanaquchi et al.
patent: 5314841 (1994-05-01), Brady et al.
patent: 5319246 (1994-06-01), Nagamine et al.
patent: 5330934 (1994-07-01), Shibata et al.
patent: 5332924 (1994-07-01), Kobayashi
patent: 5362676 (1994-11-01), Gordon et al.
patent: 5371047 (1994-12-01), Greco et al.
patent: 5422312 (1995-06-01), Lee et al.
patent: 5444019 (1995-08-01), Chen et al.
patent: 5444021 (1995-08-01), Chung et al.
patent: 5474651 (1995-12-01), Huebner
patent: 5506177 (1996-04-01), Kishimoto et al.
patent: 5534461 (1996-07-01), Kuwajima
patent: 5552344 (1996-09-01), Jang et al.
patent: 5612254 (1997-03-01), Mu et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5656530 (1997-08-01), Leary
Article entitled "New Method of Making A1 Single Crystal Interconnections On Amorphous Insulators" By J. Wada, K. Suguro, No. Hayasaka and H. Okano Presented at the 31ST Annual Proceedings of Reliability Physics 1993 at Atlanta, Georgia On Mar. 23-25, 1993.
Bowers Jr. Charles L.
Gurley Lynne A.
LG Semicon Co. Ltd.
LandOfFree
Method of fabricating a wiring in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a wiring in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a wiring in a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1959572