Patent
1997-03-31
1999-02-09
Ellis, Richard L.
39580023, G06F 938
Patent
active
058705821
ABSTRACT:
In a method and apparatus for allocating processor resources in a data processing system, instructions are dispatched and tagged for processing. A processor resource snoops to obtain execution results for the tagged instructions. Such an instruction is logically "finished" in response to determining that it will not cause an interrupt (which includes not changing the sequence of completing instructions), and "completed" in response to finishing all earlier dispatched instructions. Information is entered for such an instructions in rename buffer in response to the instruction targeting an architected register, and such a rename buffer entry is released in response to completing the entry's instruction. The rename buffer may comprise a history buffer. Also, information for the instructions is entered in a completion queue in response to dispatching the instructions, and the queue entry for such an instruction is released in response to completion of the instruction. Also, the instructions are grouped, a group having solely a single interruptible instruction, and further including non-interruptible instructions dispatched following the interruptible instruction. Thus, there may be numerous non-interruptible instructions in such a group. Such an interruptible instruction is logically "finished" in response to determining that it will not cause an interrupt, and "completed" in response to finishing all earlier dispatched instructions. Such a non-interruptible instruction is logically "finished" and "completed" in response to completion of its associated interruptible instruction, so that such a non-interruptible instruction may complete before it is dispatched.
REFERENCES:
patent: 4870614 (1989-09-01), Quatse
patent: 4965721 (1990-10-01), Holtey et al.
patent: 5057997 (1991-10-01), Chang et al.
patent: 5301312 (1994-04-01), Christopher, Jr. et al.
patent: 5307495 (1994-04-01), Seino et al.
patent: 5335331 (1994-08-01), Murao et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5361356 (1994-11-01), Clark et al.
patent: 5390311 (1995-02-01), Fu et al.
patent: 5404558 (1995-04-01), Okamoto
patent: 5440703 (1995-08-01), Ray et al.
patent: 5469553 (1995-11-01), Patrick
patent: 5481683 (1996-01-01), Karim
patent: 5497317 (1996-03-01), Hawkins et al.
patent: 5509130 (1996-04-01), Trauben et al.
patent: 5546599 (1996-08-01), Song
patent: 5548738 (1996-08-01), Song
patent: 5555432 (1996-09-01), Hinton et al.
patent: 5559976 (1996-09-01), Song
Halfhill, Tom R., "Intel's . . . ," BYTe, Apr. 1994, pp. 42-58.
Weiss, et al., "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers, vol. C-33, No. 11, Nov. 1984.
"The Role of Exceptional Recovery", Superscalar Microprocessor Design, 92 (1991), Chapter 5, pp. 87-102.
"Register Dataflow", Superscalar Microprocessor Design, Chapter 6, 103-126, date unknown.
Diefendortf et al, "Organization of the Motorola 88110 Superscalar RISC Microprocessor," IEEE Micro Journal, Apr., 1992, pp. 40-62, Particularly p. 49.
"Logically Deleted Parts," IBM Technical Disclosure Bulletin, vol. 32, No. 3B, Aug. 1989, pp. 280-287.
"Trace-Directed Program Restructuring for Both Pinned and Pageable Instructions", IBM Technical Disclosure Bulletin, vol. 37, No. 02B, Feb. 1994, pp. 667-668.
"Grouping of Instructions", IBM Technical Disclosure Bulletin, vol. 38, No. 08, Aug. 1995, pp. 531-533.
Cheong Hoichi
Le Hung Qui
Muhich John Stephen
White Steven Wayne
Ellis Richard L.
England Anthony V. S.
International Business Machines - Corporation
LandOfFree
Method and apparatus for completion of non-interruptible instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for completion of non-interruptible instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for completion of non-interruptible instruc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1958316