Burst-mode DRAM

Details Burst-mode DRAM Burst-mode DRAM

1993-05-06

1995-02-21

Nguyen, Viet Q.

Static information storage and retrieval

Read/write circuit

36518905, 36523001, 36523003, 36523008, 365233, G11C 700

Patent

active

053922395

ABSTRACT:
A dynamic random access memory (DRAM) circuit operates in burst mode when a row address strobe (RAS) signal is applied while an output enable/burst enable signal is also applied thereto. During burst mode, a column address strobe (CAS) signal is toggled to access digital data from sequential column addresses within a given row.

REFERENCES:
patent: 4567579 (1986-01-01), Patel et al.
patent: 4685089 (1987-08-01), Patel et al.
patent: 4788667 (1988-11-01), Nakano et al.
patent: 4789966 (1988-12-01), Ozaki
patent: 4870622 (1989-09-01), Aria et al.
patent: 4951246 (1990-08-01), Fromm et al.
patent: 5058005 (1991-10-01), Culley
patent: 5268865 (1993-12-01), Takasugi
Jones et al., "Fast Dynamic RAMs," IEEE Spectrum, Oct. 1992, pp. 44-45.
"256K.times.16 DRAM Fast Page Mode," Micron Technology, Inc., 1992, pp. 2-169-2-190.

Affiliated with

Also associated with

Rating

Burst-mode DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Burst-mode DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst-mode DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940193