Timing model and characterization system for logic simulation of

Details Timing model and characterization system for logic simulation of Timing model and characterization system for logic simulation of

1994-03-28

1996-09-24

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364490, 364578, G06F 1710

Patent

active

055597157

ABSTRACT:
A method determines approximate propagation delay through logic devices within a library. Each logic cell within the library is characterized at baseline conditions to obtain parameters for each logic cell which define propagation delay through each logic cell at the baseline conditions. A subset of the logic cells are characterized at conditions varying from the baseline conditions to obtain scaling parameters. The scaling parameters modify values of the parameters for all logic cells within the library in order to approximate changes in propagation delay through each logic cell resulting from changes in the baseline conditions. In the preferred embodiment, the conditions varying from the baseline conditions includes a change in at least one of operating temperature, power supply voltage and process conditions.

REFERENCES:
patent: 4063080 (1977-12-01), Eichelberger et al.
patent: 4688947 (1987-08-01), Blaes et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5014226 (1991-05-01), Horstmann et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5392227 (1995-02-01), Hiserote
patent: 5396615 (1995-03-01), Tani
patent: 5416719 (1995-05-01), Pribetich
Kovacs F. & Hosszu, G. Semiconductor Device Parameter Extraction based on Reconfigurable Ring Oscillator Freq. Meas., IEEE Proc. 1991 Int. Conf. on Microelectronic Test Structures, vol. 4, Mar. 1991, pp. 221-224.
Bafleur, Buxo, Teixeira A Logical Timing Simulator for CMOS Circuits Based on an Accurate Formulation of the Propagation Delay, IEEE Conf. on Circuit Theory & Design, 1989, pp. 270-274.
Lin & Mead, "Signal Delay in General RC Networks", IEEE Trans on CAD, vol. CAD-3, No. 4, Oct. 1994; pp. 331-349.
R. W. Phelps, Advanced Library Characterization for High Performance ASIC, Proceedings of the IEEE International Asic Conference, 1991, pp. 15-3.1 through pp. 15-3.4.
Michael N. Misheloff, Improved Modelling and Characterization System for Logic Simulation, IEEE (0-7803-0768-2), 1992, pp. 331-334.

Affiliated with

Also associated with

Rating

Timing model and characterization system for logic simulation of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing model and characterization system for logic simulation of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing model and characterization system for logic simulation of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1934136